Implementation of 4-bit R-2R DAC on CADENCE Tools

1A Sowjanya ,
1Assistant Professor,
1Electronics & Communication Engineering,
1Siddhartha institute of technology & Sciences, Hyderabad, INDIA

Abstract -An analog audio signal is continuously sampled; quantized and measured the height over time, and then the converted information is stored as series of numbers on the hard disk or in flash memory of an audio player. This series of numbers stored is known as digital audio signal. A compact disc (CD) stores these samples as 16-bit binary (1s and 0s) "words" 44K times a second, but digital audio data can be stored in a different sample rates, word sizes, and encoding or compression formats, and are brought to us on everything from our smartphone to your laptop. But in every case, the final thing that happens is the digital numbers get converted back into an analog electrical signal that can be sent to our headphones. The device that does this conversion is called a digital to analog converter (DAC). In this paper R-2R DAC converter is implemented on CADENCE tools with 180nm technology.

Index Terms - DAC; CD; CADENCE; Technology.

I. INTRODUCTION

A Digital to Analog Converter plays an important role digital signal processing. The DAC converts a digital code to an equivalent analog signal such as a voltage, current, or electric charge. Signals can easily be stored and processed in digital form; a DAC is used for the signal to be recognized by human senses or non-digital systems.

II IMPLEMENTED ARCHITECTURE

To overcome huge range of resistor used in weighted resistor D/A converter, R-2R ladder D/Converter is introduced. In this paper a 4-bit R-2R ladder resistor DAC is implemented. In this paper a 4-bit R-2R ladder resistor DAC is implemented.

The basic theory of the R-2R ladder network is that current flowing through any input resistor (2R) encounters two possible paths at the far end. The total resistances of both paths are the same (also 2R), so the incoming current splits equally along both paths. The half-current that flows back towards lower orders of magnitude does not reach the op amp, and therefore has no effect on the output voltage. The half that takes the path towards the op amp along the ladder can affect the output. The inverting input of the op-amp is at virtual earth. Current flowing in the elements of the ladder network is therefore unaffected by switch positions. The output voltage equation of DAC is given by

\[ V_0 = V_R \times (R_2/R) \times [b1/2^1 + b2/2^2 + b3/2^3 + b4/2^4] \]

Fig 1: DAC block diagram

Fig 2: Implemented R-2R DAC
A. OP-AMP

The OP-AMP implemented in this paper is a two stage OP-AMP to get high gain.

![Fig 3: A two-stage OP-AMP](image)

The first stage of OP-AMP consist of differential amplifier with current mirror is used to yield high gain, this stage rejects common mode signals like noise and amplifies differential signal.

![Fig 4: Differential amplifier stage](image)

The second stage of is consists of common source amplifier. The output of differential l amplifier is connected to input of the common source amplifier. This stage increases the output swing and gain of differential stage. It acts a load. The load impedance can be increased by gain. Increasing the output impedance limits the gain.
III DESIGN OF R-2R LADDER RESISTOR DAC

Design of R-2R ladder resistor DAC starts with two stage OP-AMP. So, Op-amp with power consumption in the order of few microwatts is to be designed. Beginning with this given power, and using supply voltage of 1.8V in 180nm n-well CMOS technology, value of total current flowing through the op-amp is calculated. Input transistors are designed so that maximum current flows through them, as the input transistors decide the gain of op-amp. Since, digital to analog converter is designed for 4-bit resolution; hence, minimum op-amp gain required is given by 2N+1 i.e. 42dB and phase margin greater than 600 for system to be stable.

A Design of OP-AMP

The op-amp is designed to meet high gain requirements.
Equations

From slew rate and capacitance we can find current flowing through transistor

\[
\text{slew rate } \left( \frac{dv}{dt} \right) = \frac{1}{C_L} \ldots (1)
\]

As M1 and M2 are in saturation region using equation \( V_{ds} > V_{gs} - V_t \), as \( V_t = 0.4v \)

The current equation in saturation region is

\[
I_{ds} = \frac{\beta}{2(\nu - V_s)} \ldots (2)
\]

\[
I_{ds} = \frac{\beta}{2L(\nu - V_s)} \ldots (3)
\]

\[
g_m = \frac{\partial I_{ds}}{\partial V_{gs}} \ldots (4)
\]

Gain bandwidth = \( \frac{g_m}{2\pi f_C} \ldots (5) \)

\[
\frac{W}{L} = \frac{g_m^2}{2I_{ds} \nu C_{ox}} \ldots (6)
\]

For calculating (W/L) ratio of M3 & M4 eq. (1&2) will used. M1 & M2 eq.(3,4,5,6) will used and for M5, M6 eq.3 will used.

IV Simulation Results

Differential Amplifier Results

CS Amplifier Results
Op-amp results

R-2R ladder resistor DAC results

V PERFORMANCE SUMMARY

<table>
<thead>
<tr>
<th>Input(binary)</th>
<th>Output voltage(v)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0.00</td>
</tr>
<tr>
<td>0001</td>
<td>-1.25</td>
</tr>
<tr>
<td>0010</td>
<td>-2.50</td>
</tr>
<tr>
<td>0011</td>
<td>-3.75</td>
</tr>
<tr>
<td>0100</td>
<td>5.00</td>
</tr>
<tr>
<td>0101</td>
<td>-6.25</td>
</tr>
<tr>
<td>0110</td>
<td>-7.50</td>
</tr>
<tr>
<td>0111</td>
<td>-8.75</td>
</tr>
</tbody>
</table>

Table 1 Performance summary

CONCLUSION

In this paper R-2R ladder resistor DAC is implemented and investigated. The DAC is designed to verify the characteristics. A DAC with two stages OP-AMP is designed to get high gain. The designed DAC is simulated using CADENCE 180nm technology with a gain of 50dB is achieved. Power dissipation is achieved by 480µw.

FUTURE WORK

In this paper 4-bit R-2R DAC is designed, this can be increased further and power dissipation can also be reduced.

ACKNOWLEDGMENTS

I would like to thank the team of Siddhartha Institute of Technology & sciences for the facilities provided and consistent encouragement.

REFERENCES


Anuradha S. Kherde, Pritesh R. Gumble, An Efficient Design of R-2R Digital to Analog Converter with Better Performance Parameter in (90nm) 0.09-µm CMOS Process, IJITEE, ISSN: 2278-3075, Volume-3, Issue-7, December 2013

