Fpga Implementation of Five Port Router Network

¹c.Sunil, ²shaik Khadar Sharif, ³praveen Vanaparthy

^{1,3}Department of ECE, VNR Vignana Jyothi institute of Engineering & Technology, Hyderabad.

²Assosiate Professor, Department of ECE VNR VJIET, Hyderabad.

¹chelladuraisunil@gmail.com, ²khadarsharif sk@yahoo.co.in, ³praveenvanaparthy@gmail.com

Abstract - Multiprocessor system on chip is emerging as a new trend for System on chip design but the wire and power design constraints are forcing adoption of new design methodologies. Researchers pursued a scalable solution to this problem i.e. Network on Chip (NOC). Network on chip architecture better supports the integration of SOC consists of on chip packet switched network. Here we develop a Router is a packet based protocol. In this Router which taken functionality reference from actual Router the design is implemented on single chip using verilog code.

Router drives the incoming packet which comes from the input port to output ports based on the address contained in the packet. The router has a one input port from which the packet enters. It has three output ports where the packet is driven out. The router has an active low synchronous input resetn which resets the router. Thus the idea is borrowed from large scale multiprocessors and wide area network domain and envisions on chip routers based network. This helps to understand how router is controlling the signals from source to destination based on the header adders. It also tells when data have to be extracted for a particular port and also it gives idea about port is full or empty.

This method removes most of the problems cited above and improves the performance of router. The most familiar type of routers are home and small office routers that simply pass data, such as web pages and email, between the home computers and the owners' cable or DSL modem, which connects to the internet (ISP). Routers may also be used to connect two or more logical groups of computer devices known as subnets, each with a different sub-network address.

Keywords - Network-on-Chip, Simulation Router, FIFO, FSM, Register blocks, Verilog-HDL, FPGA.

I. INTRODUCTION

System on chip (SOC) is a complex interconnection of various functional elements. It creates communication bottleneck in the gigabit communication due to its bus based architecture. Thus there was need of system that explicit modularity and parallelism, network on chip possess many such attractive properties and solve the problem of communication bottleneck. It basically works on the idea of interconnection of cores using on chip network.

The communication on network on chip is carried out by means of router, so for implementing better NOC, the router should be efficiently design. This router supports four parallel connections at the same time. It uses store and forward type of flow control and Fsm Controller deterministic routing which improves the performance of router. The switching mechanism used here is packet switching which is generally used on network on chip.

In packet switching the data the data transfers in the form of packets between cooperating routers and independent routing decision is taken. The store and forward flow mechanism is best because it does not reserve channels and thus does not lead to idle physical channels. The arbiter is of rotating priority scheme so that every channel once get chance to transfer its data. In this router both input and output buffering is used so that congestion can be avoided at both sides.

A router is a device that forwards data packets across computer networks. Routers perform the data "traffic direction" functions on the Internet. A router is a microprocessor- controlled device that is connected to two or more data lines from different networks. When a data packet comes in on one of the lines .The router reads the address information in the packet to determine its ultimate destination. Then, using information in its routing table, it directs the packet to the next network on its journey.

The router is a" Four Port Network Router" has a one input port from which the packet enters. It has three output ports where the packet is driven out. Packet contains 3 parts. They are Header, data and frame check sequence. Packet width is 8 bits and the length of the packet can be between 1 bytes to 63 bytes. Packet header contains three fields DA and length. Destination address (DA) of the packet is of 8 bits. The switch drives the packet to respective ports based on this destination address of the packets. Each output port has 8-bit unique port address. If the destination address of the packet to the output port, Length of the data is of 8 bits and from 0 to 63. Length is measured in terms of bytes. Data should be in terms of bytes and can take anything. Frame check sequence contains the security check of the packet. It is calculated over the header and data.

A data packet is typically passed from router to router through the networks of the Internet until it gets to its destination computer. Routers also perform other tasks such as translating the data transmission protocol of the packet to the appropriate protocol of the next network.

II. WHY WOULD I NEED A ROUTER?

For most home users, they may want to set-up a LAN (local Area Network) or WLAN (wireless LAN) and connect all computers to the Internet without having to pay a full broadband subscription service to their ISP for each computer on the network. In many instances, an ISP will allow you to use a router and connect multiple computers to a single Internet connection and pay a nominal fee for each additional computer sharing the connection. This is when home users will want to look at smaller routers, often called broadband routers that enable two or more computers to share an Internet connection. Within a business or

organization, you may need to connect multiple computers to the Internet, but also want to connect multiple private networks not all routers are created equal since their job will differ slightly from network to network. Additionally, you may look at a piece of hardware and not even realize it is a router. What defines a router is not its shape, color, size or manufacturer, but its job function of routing data packets between computers. A cable modem, which routes data between your PC and your ISP can be considered as a router. In its most basic form, a router could simply be one of two computers running the Windows 98 (or higher) operating system connected together using ICS (Internet Connection Sharing). In this scenario, the computer that is connected to the Internet is acting as the router for the second computer to obtain its Internet connection. Going a step up from ICS, we have a category of hardware routers that are used to perform the same basic task as ICS, albeit with more features and functions often called broadband or Internet connection sharing routers, these routers allow you to share one Internet connection with multiple computers.

Broadband or ICS routers will look a bit different depending on the manufacturer or brand, but wired routers are generally a small box-shaped hardware device with ports on the front or back into which you plug each computer, along with a port to plug in your broadband modem. These connection ports allow the router to do its job of routing the data packets between each of the computers and the data going to and from the Internet. Depending on the type of modem and Internet connection you have, you could also choose a router with phone or fax machine ports.

A wired Ethernet broadband router will typically have a built-in Ethernet switch to allow for expansion. These routers also support NAT (network address translation), which allows all of your computers to share a single IP address on the Internet. Internet connection sharing routers will also provide users with much needed features such as an SPI firewall or serve as a a DHCP Server.

III. ROUTER DESIGN PRINCIPLES

Given the strict contest deadline and the short implementation window we adopted a set of design principles to spend the available time as efficiently as possible. This document provides specifications for the Router is a packet based protocol. Router drives the incoming packet which comes from the input port to output ports based on the address contained in the packet. The router is a" Network Router" has a one input port from which the packet enters. It has four output ports where the packet is driven out. Packet contains 3 parts. They are Header, data and frame check sequence. Packet width is 8 bits and the length of the packet can be between 1 byte to 63 bytes. Packet header contains three fields DA and length. Destination address (DA) of the packet is of 8 bits. The switch drives the packet to respective ports based on this destination address of the packets. Each output port has 8-bit unique port address. If the destination address of the packet matches the port address, then switch drives the packet to the output port, Length of the data is of 8 bits and from 0 to 63. Length is measured in terms of bytes. Data should be in terms of bytes and can take anything. Frame check sequence contains the security check of the packet. It is calculated over the header and data. The communication on network on chip is carried out by means of router, so for implementing better NOC, the router should be efficiently design. This router supports four parallel connections at the same time. It uses store and forward type of flow control and FSM Controller deterministic routing which improves the performance of router. The switching mechanism used here is packet switching which is generally used on network on chip. In packet switching the data the data transfers in the form of packets between co-operating routers and Independent routing decision is taken. The store and forward flow mechanism is best because it does not reserve channels and thus does not lead to idle physical channels. The arbiter is of rotating priority scheme so that every channel once get chance to transfer its data. In this router both input and output buffering is used so that congestion can be avoided at both sides.

Features


- Full duplex synchronous serial data transfer.
- Variable length of transfer word up to 64 bytes.
- HEADER is the first data transfer.
- Rx and Tx on both rising or falling.
- Fully static synchronous design with one clock domain.
- Technology independent VERILOG .
- Fully synthesizable.


ROUTER is a Synchronous protocol. The clock signal is provided by the master to provide synchronization. The clock signal controls when data can change and when it is valid for reading. Since ROUTER is synchronous, it has a clock pulse along with the data. RS-232 and other asynchronous protocols do not use a clock pulse, but the data must be timed very accurately.

IV. OPERATION

The Five Port Router Design is done by using of the three blocks. The blocks are 8-Bit Register, Router Controller and output block. The router controller is design by using FSM design and the output block consists of four FIFO's combined together. The FIFO's store data packets and when you want to send data that time the data will read from the FIFO's. In this router design has four outputs i.e. 8-Bit size and one 8-bit data port. It is used to drive the data into router. we are using the global clock, reset signals, error signal and suspended data signals are the output's of the router. The FSM controller gives the error and SUSPENDED_DATA_IN signals. These functions are discussed clearly in below FSM description. The ROUTER can operate with a single master device and with one or more slave devices. If a single slave device is used, the RE (read enable) pin may be fixed to logic low if the slave permits it. Some slaves require the falling edge (HIGH \rightarrow LOW transition) of the slave select to initiate an action such as the mobile operators, which starts conversion on said transition

With multiple slave devices, an independent RE signal is required from the master for each slave device.








Figure 2: Internal Structure of Five Port Router




Figure 3:FIFO Output Waveform





Figure 4:Router Top Module

Chip scope output:

New Project State	ດ້ ເກັ ໄ
Clock Description • UNPT SUBJACT The Signal • UNPT SUBJACT The Signal <th>View 0000000 0000000 0000000 0000000 000000</th>	View 0000000 0000000 0000000 0000000 000000

Input data 00111100 is driven to data_in making reset,packet_valid,re1 as HIGH and output data can seen in ch_out1 and valid_channel1 is also high based on header address.



RTL SCHEMATIC VIEW OF 5-PORT

V. APPLICATION

When multiple routers are used in interconnected networks, the routers exchange information about destination addresses, using a dynamic routing protocol. Each router builds up a table listing the preferred routes between any two systems on the interconnected networks. A router has interfaces for different physical types of network connections, (such as copper cables, fiber optic, or wireless transmission). It also contains firmware for different networking protocol standards. Each network interface uses this specialized computer software to enable data packets to be forwarded from one protocol transmission system to another. Routers may also be used to connect two or more logical groups of computer devices known as subnets, each with a different sub-network address. The subnets addresses recorded in the router do not necessarily map directly to the physical interface connections.

VI. EDA TOOLS AND METHODOLOGIES

HDL:VERILOG DEVICE : SPARTAN-3E

VII. CONCLUSION

- When data is given to 'data_in' signal then is sent to the respective port based on the header address and also respective port valid channel signal should be high. From figure 10001010 data is given is sent to data_out3(w12) signal.
- Read signals re1, re2, re3 are initially being low. If we want data should be read from that particular port then respective read signal should be high. From figure 10001010 data making re3 high and it is read in ch_out3.
- If data should be read from another particular port then reset should make low and after assigning it high and making read signal of its port then it can be read. From figure 10001000 to the ch_out2.
- As per design when data is given to data_in signal it moves to destination port successfully, to move to destination port independent decision taken by design itself. We approached the problem successfully by extending another port when header address is 11.

REFERENCES

- [1] Design and Implementation of four port router by NOC. P.ASHOK KUMAR(M.Tech, VLSI Dept, CMRIT, Hyderabad, AP-India, Email: pashok9@gmail.com,), P.PAVAN KUMAR(2Asst Prof, ECE Dept, CMRIT, Hyderabad, AP-India, Email:pavanu.857@gmail.com), A.BALAJI NEHRU(3HOD, ECE Dept, CMRIT, Hyderabad, AP-India, Email: ecehod.cmrit@gmail.com) International Journal of Scientific Engineering and Technology ResearchVolume. 02,IssueNo.04, April-2013, Pages:208-210
- [2] IP Router Architectures: An Overview By James Aweya {Email: aweyaj@nortelnetworks.com; Tel: 1-613-763-6491; Fax: 1-613-763-5692} Nortel Networks Ottawa, Canada, K1Y 4H7
- [3] "LRM", IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language IEEE STD 1364-1995.

- [4] Simulation & Synthesis of Five Port Router Swati Malviya (M.Tech. -Digital Communication) Anurag Jaiswal (Capgemini Consulting India Pvt. Ltd.Former HOD-IT, FMS, MITS University) mcms_anurag@rediff.com, swati_malviya4@yahoo.co.in.
- [5] "Overview Of Key Routing Protocol Concepts: Architectures, Protocol Types, Algorithms and Metrics". Tcpipguide.com. Retrieved 15 January 2011.
- [6] Requirements for IPv4 Routers, RFC 1812, F. Baker, June 1995.
- [7] "Core Network Planning". Microsoft Technet May 28, 2009. Retrieved 15 January 2011.
- [8] A NoC Traffic Suite Based on Real ApplicationsWeichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang[†], Mahdi Nikdast, Zhehui Wang
- [9] Setting uo Netflow on Cisco Routers". MY-Technet.com date unknown. Retrieved 15 January 2011.
- [10] "Windows Home Server: Router Setup". Microsoft Technet 14 Aug 2010. Retrieved 15 January 2011.
- [11] Y. Katsube, K. Nagami, and H. Esaki, "Toshiba"s Router Architecture Extensions for ATM: Overview," IETF RFC2098, April 1997.
- [12][12] F. Baker, "Requirements for IP Version 4 Routers," IETF RFC 1812, Jun. 1995.