This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
Hardware Efficient Image Stegnography
Authors
  Somshekhar R Puranmath,  Vishwas Patil,  Shivraj S T
Abstract
in recent years, communication has become a booming field, where each day new developments are made and security is of utmost priority. The data needs to be kept secure and safe so that it could be accessed only by the authorized personnel and any unauthorized user cannot have any access of that data. Stenography is defined as the study of invisible communication. In image stenography, secret communication is achieved by embedding a message into cover image and generates a stegno image. The existing implementations have consumed more hardware and hence the area. Stenography is a branch of information hiding and its main goal is to communicate or transit the data securely in a completely undetectable manner. Literally meaning writing in a cover is the practice of hiding messages within other messages in order to conceal the existence of the original. Stenography refers to data or a file that has been concealed inside a digital image, video or audio file. Examples of its use can be found throughout history, dating as far back as ancient Greece. However, with the digital media formats in use for data exchange and communication today providing abundant hosts for Stenography communication, interest in this practice has increased. Couple this fact with the multitude of freely available, easy to use stenography software tools on the internet, the ability to exchange secret information without detection is available to virtually anyone who desires to do so, and provides unique challenges and opportunities for the security professional. This algorithm is compatible for hardware implementation on FPGA.
Keywords- stenography ,FPGA
Publication Details
Unique Identification Number - IJEDR1703130Page Number(s) - 914-919Pubished in - Volume 5 | Issue 3 | September 2017DOI (Digital Object Identifier) -    Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  Somshekhar R Puranmath,  Vishwas Patil,  Shivraj S T,   "Hardware Efficient Image Stegnography", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.5, Issue 3, pp.914-919, September 2017, Available at :http://www.ijedr.org/papers/IJEDR1703130.pdf
Article Preview
|
|
||||||
|