

# Performance analysis of Modified SRAM Memory Design using leakage power reduction

<sup>1</sup>Udaya Bhaskar Pragada, <sup>2</sup>J.S.S. Rama Raju, <sup>3</sup>Mahesh Gudivaka

<sup>1</sup>PG Student, <sup>2</sup>Associate Professor, <sup>3</sup>Assistant Professor

<sup>1</sup>Electronics and Communication Engineering,

<sup>1</sup>Bhimavaram Institute of Engineering and Technology, Andhra Pradesh, India

*Abstract*— The present world aims in designing low power devices due to the rampant usage of portable battery powered gadgets. The proposed static random access memory (SRAM) design furnishes an approach towards curtailing the hold power dissipation. The design uses a tail transistor which aids in limiting the short circuit power dissipation by disrupting the direct connection between supply voltage and ground. This tail transistor also brings down the subthreshold current by providing stacking effect, which subsequently reduces hold power dissipation. A supply voltage of 0.8V is used which makes it eligible for low power applications. The designed SRAM cell has single ended write and read operations and is simulated using TANNER EDA 45nm CMOS technology. The proposed SRAM cell has a low power consumption which is much less as compared to the standard 6T SRAM cell.

*Keywords*— power consumption, hold power dissipation, SRAM, stacking effect, subthreshold current

*Index Terms*— Tanner EDA using S- Edit.

## I. INTRODUCTION

Now a day's to reduce the silicon area and to achieve high speed and performance, the devices are being scaled down to a great extent. Generally supply voltage is scaled down to reduce the static power dissipation, but along with that for high performance the threshold voltage should also be scaled down. The reduction in the threshold voltage exponentially increases the sub threshold leakage current which leads to increment in the static power dissipation. Static power dissipation is mainly contributed by sub threshold current and gate leakage current. The cache memory in a microprocessor occupies more than 50% of chip area so the leakage power of cache is a major source of power dissipation in the processor. The total leakage power in SRAM cell is determined by the contribution of leakage currents in each transistor of SRAM cell. The leakage current has two main sources, sub-threshold leakage current and gate leakage current (leakage current is dominated by sub-threshold leakage).

The growing demand of portable battery operated systems has made energy efficient processors a necessity. For applications like wearable computing energy efficiency takes top most priority. These embedded systems need repeated charging of their batteries. The problem is more severe in the wireless sensor networks which are deployed for monitoring the environmental parameters. These systems may not have access for recharging of batteries. We know that on chip memories determine the power dissipation of SoC chips. Hence it is very important to have low power and energy efficient and stable SRAM which is mainly used for on chip memories. There are various approaches that are adopted to reduce power dissipation, like design of circuits with power supply voltage scaling, power gating and drowsy method. Lower power supply voltage reduces the dynamic power in quadratic fashion and leakage power in exponential way. But power supply voltage scaling results in reduced noise margin. Many SRAM arrays are based on minimizing the active capacitance and reducing the swing voltage. In sub-100nm region leakage currents are mainly due to gate leakage and sub threshold leakage current. High dielectric constant gate technology decreases the gate leakage current. Forward body biasing methods and dual Vt techniques are used to reduce sub threshold leakage current. In sub threshold SRAMs power supply voltage (VDD) is lower than the transistor threshold voltage (Vt) and the sub threshold leakage current is the operating current.

This project we are analyzing the power consumption of SRAM cell and we are divided into three parts of this project. They are

1. Basic 6T SRAM memory cell
2. Proposed 6T SRAM cell
3. 6T SRAM using MTCMOS Technique

Here I am using Tanner EDA software which is backend tool but I am using frontend designing the above three circuit cells using S-edit(Schematic Editor) and also designing the 8X8 SRAM memory of proposed SRAM and Proposed SRAM with MTCMOS technique. Using all above SRAM cells we analyzing the power consumption of each circuit and generating the waveforms using W- Edit.

## II. EXISTING METHOD

The conventional SRAM cell (6T-SRAM) shown in Figure, the 6T-SRAM cell has combination of six transistors in which four transistors N0, P0, N1, P1 form back to back connection of inverters to store the single bit either '0' or '1'. For read (write) purpose of data from (to) bit lines, two transistors N2, N3 are used as access transistors. Word line (WL) is used for turn ON and OFF the access transistors. BL, BLB are bit lines




Figure 1: Conventional 6T SRAM cell

The conventional SRAM (6T) cell has been found to be rather unstable for deep nano-scale technology. This cell fails to meet the so many operational requirements due to the low read static noise margin (SNM). So many configurations have been proposed for improving the stability (SNM).

One way to reduce the power of an SRAM is to reduce the supply voltage (VDD). The way investigated in this brief is to reduce the device size to the nanometer region. Reducing the device size by one-half cuts the gate capacitance by one-fourth, which should result in a large reduction in power consumption. However, if we try to use a nano scale SRAM in a system, we find that the static noise margin (SNM) is too small due to the large variation in threshold voltage ( $V_T$ ). So, we have to develop a new SRAM circuit. Our previous study of SNM showed that an SRAM with a single bit line (BL) had a larger SNM than one with two BLs, and that the BL precharge voltage should be lower than VDD.

**Read Operation:** When M3, M4 is turned on the voltage level of column BLB will not show any significant variation since no current will flow through M4 and M1 and M3 will conduct a nonzero current and the voltage level of column BL will begin to drop slightly and the voltage  $V_1$  will increase from its initial value of 0V, where  $V_1$  is the voltage across node 1. If W/L ratio of access transistor M3 is large compared to the ratio of M1, the node voltage  $V_1$  may exceed the threshold voltage of M2 during this process, forcing an unintended change of the stored state.

**Write Operation:** Now consider the write "0" operation, assuming that logic "1" is stored in the SRAM cell initially. Figure 2.3 shows the voltage levels in the CMOS SRAM cell at the beginning of the data-write operation. The transistors M1 and M6 are turned off, while the transistors M2 and M5 operate in the linear mode. Thus, the internal node voltages are  $V_1 = V_{DD}$  and  $V_2 = 0$  V before the cell access (or pass) transistors M3 and M4 are turned on.

The column voltage  $V_C$  is forced to logic "0" level by the data-write circuitry; thus, we may assume that  $V_C$  is approximately equal to 0 V. Once the pass transistors M3 and M4 are turned on by the row selection circuitry, we expect that the node voltage  $V_2$  remains below the threshold voltage of M1, since M2 and M4 are designed according to condition.

Consequently, the voltage level at node (2) would not be sufficient to turn on M1. To change the stored information, i.e., to force  $V_1$  to 0 V and  $V_2$  to VDD, the node voltage  $V_1$ , must be reduced below the threshold voltage of M2, so that M2 turns off first. When  $V = V_T$ , the transistor M3 operates in the linear region while M5 operates in saturation.

## III. PROPOSED METHOD

The proposed SRAM cell is depicted in Fig 3.1. There is one PMOS transistor (PM0) at left node while the inverter on the right side is appended with a series connected NMOS transistor, NM1 (henceforth called the tail transistor). This tail transistor aids in reducing the short circuit power dissipation. Additional signal 'cs', is provided to control the tail device. The conventional 6T structure has two transistors to access the internal nodes while the proposed design has one access transistor i.e. NM2, to give write access while the other one, NM3 to give read access.




Fig 2. Modified 6T SRAM memory cell

The working of the proposed cell can be divided into three parts namely hold, read and write operations. These operations are explained as follows:

**Hold Operation:** For hold state, read and wrt are kept low. If n<sub>1</sub> is holding '0', then NM0 would be off and PM1 would be on and hence n<sub>2</sub> will be connected to logic high. This in turn would turn off PM0 which cuts off n<sub>1</sub> from VDD, hence a zero is maintained at n<sub>1</sub>. Similar is the case for holding '1'.

**Read Operation:** In the standard operation, bit lines are precharged and then the read is given high. During the read operation, the internal voltage of node storing zero rises which may result in flipping off contents of the cell. Hence data gets corrupted. In the proposed structure this case is not possible. Apart from this, the voltage of the bitline will not affect the internal node during read as separate port is provided for read operation (single ended read). The bitline is cut-off from the internal node being accessed. Hence, the data being read does not get corrupted. The bl is precharged and wrt is not asserted. Read is given high which gives the data stored in n<sub>2</sub> at r<sub>n\_2</sub>.

**Write Operation:** Write operation for the proposed cell is same as that of standard 6T cell only with one difference that in the proposed structure only one bitline is precharged to high or low value. If '1' is to be written, bl is charged and then wrt is turned on. Due to this NM0 turns on, which in turn drains down the voltage at n<sub>2</sub>(if any). Hence, '0' is written to n<sub>2</sub>, which subsequently turns on PM0 and in turn connects n<sub>1</sub> to logic high. Hence, '1' gets written to n<sub>1</sub>. Likewise '0' can also be written to n<sub>1</sub>.




Fig 3. MTCMOS SRAM cell

Similarly we are designed the proposed 6T SRAM memory using MTCMOS technique which provides a high performance and low leakage power design strategy. However, the technique employs transistors they are called sleep transistors at the standby mode to isolate the power supply. As a result the circuit speeds at the active mode degrades due to the presence of sleep transistors. Consequently, the sleep transistor sizing is critical to the performance. Using this technique lowering the supply voltage (vdd) are the one significantly reduces the power consumption.

**IV. IMPLEMENTATION**

The images shown in figure 4 is the Basic SRAM Cell is designed using S- Edit of Tanner EDA tool and fig 5 is the waveforms of basic Sram which is created at W- edit when it is simulated using T- . Similarly proposed SRAM cell and it waveforms and also proposed SRAM cell using MTCMOS technique. Here we are analyzing the each circuit power consumption and delay with different temperatures.




Figure 4: Conventional 6T SRAM Cell



Figure 5: Simulation Output Waveforms Of basic SRAM Cell




Figure 6: Proposed 6T SRAM cell




Figure 7. Simulation Output Waveforms of Proposed SRAM




Fig 8. Proposed SRAM cell Using MTCMOS Technique




Fig 9. Simulation output waveforms of Proposed SRAM cell using MTCMOS Technique




Fig 10. 8x8 SRAM Using proposed SRAM cell




Fig 11. 8x8 SRAM Using MTCMOS SRAM cell

## V. RESULTS

The project concentrates on minimizing the power consumption and the complications which arise while designing memories in nm domain. The difficulty arises due to the scaling of devices which elevates leakage current and hence the power dissipation. Due to scaling, process variations have also come up as one of the major challenges.

In the presence of process voltage variations and temperature, this work aims at minimizing the power consumption.

Circuit		TEMPERATURE(deg Centigrade's)					
		0	10	25	40	55	70
Conventional 6T SRAM Cell	Power consumption	1.674253e-006 watts	1.863914e-006 watts	1.131169e-006 watts	1.37128e-006 watts	2.582795e-006 watts	2.582795e-006 watts
	Delay	9.98e-008	1.0024e-007	1.002e-007	9.9666e-008	1.002e-007	9.9966e-007
Proposed 6T SRAM Cell	Power consumption	4.521297e-007	4.902393e-007	5.439057e-007	5.952229e-007	6.515881e-007	7.070792e-007
	delay	1.0001e-007	1.0002e-007	1.000e-007	1.0001e-007	1.0001e-007	1.0001e-007
MTCMOS based SRAM cell	Power consumption	3.050317e-007	3.474972e-007	4.033006e-007	4.638165e-007	5.103860e-007	5.547806e-007
	delay	-5.0177e-010	-5.1708e-010	-5.1256e-010	-5.125e-010	-5.1954e-010	-5.2240e-010
8*8 SRAM Memory	Power consumption	7.96537e-004	7.824819e-004	7.959768e-004	8.141263e-004	8.330799e-004	8.433718e-004
	Delay	-1.5552e-009	-1.6570e-010	-1.5069e-010	-1.439e-010	-1.4390e-010	-1.3804e-010
8*8 MTCMOS SRAM Memory	Power consumption	5.362387e-005	5.921087e-005	5.921087e-005	6.216407e-005	6.517123e-005	6.794650e-007
	delay	2.9851e-010	2.8927e-010	2.6814e-010	2.5286e-010	2.4600e-010	1.9749e-010

## VI. CONCLUSIONS

This project presents an SRAM cell with very low power consumption and reduces the leakage current. The effect of PVT variations on the performance metrics of the proposed cell is studied. Keeping all constraints in mind, it can be concluded that the proposed SRAM cell is a good contender for low power applications in nanometer regime.

## REFERENCES

- [1] A. Islam and M. Hasan, "Leakage Characterization of 10T SRAM Cell", IEEE Transactions on Electron Devices, Vol. 59 No3, March 2012.
- [2] Y. Y. Wang, Z.O. Wang, L.J. Zhang, "A New 6-Transistor SRAM Cell for Low Power Cache Design", IEEE Conf. on Solid State and Integrated Circuit Technology, Oct., 2012, pp. 1-3.
- [3] N. Verma, J. Kong and A. P. Chandrakasan, "Nanometer MOSFET variation in minimum energy subthreshold circuits," IEEE Trans. Electronic Devices, Vol. 55, pp. 163-174, Jan. 2008.

- [4] Z. Liu and V. Kursun, "Characterisation of a novel nine transistor SRAM cell," IEEE Trans. VLSI Syst., Vol. 16, no. 4, pp. 488-492, April 2008.
- [5] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, in Digital Integratí Circuits: A Des ign Perspective, 2nd ed. New Delhi, India:Prentice- Hall, 2005.
- [6] R. Vaddi, S. Dasgupta, and R. P. Agarwal, "Device and circuit codesign robustness studies in the subthreshold logic for ultralow-power applica- tions for 32 nm CMOS," IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 654–664, Mar. 2010.
- [7] J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV robust Schmitt trigger based subthreshold SRAM," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.
- [8] M. Mamidipaka et.al "Leakage Power Estimation in SRAMs," Motorola Co., USA, Sept. 2003.
- [9] H. Noguchi et al "Which is the best dual-port SRAM in 45-nm process technology?—8T, 10T single end, and 10T differential," IEEE Proc. ICICDT, Jun. 2008, pp. 55–58

