# Implementation of ANC System Using Xilinx System Generator (Co-hardware Simulation using Vertex 6 FPGA Kit)

<sup>1</sup>Sakshi Gaur,<sup>2</sup>Sangeeta Sharma,<sup>3</sup>Dr. V.K Gupta

<sup>1</sup>M.Tech (VLSI Design),<sup>2</sup>M.Tech (VLSI Design),<sup>3</sup>Professor (Electronics) <sup>1</sup>Electronics and Communication, <sup>1</sup>Inderprastha Engineering College, Ghaziabad, U.P India

*Abstract* - Noise is a never ending problem, especially in communication where it corrupts the information bearing signal (desired signal). So recovery of desired signal from a noisy signal is a must. Earlier noise minimization was done using Passive noise control system but it was found inefficient at low frequency noise. For low frequency, Active Noise Cancellation (ANC) system is recently more widely adopted for noise minimization or elimination. Hence, in this paper Active Noise Cancellation system has been realized using Xilinx system generator (Processor simulation and Co-hardware simulation using Vertex 6 FPGA Kit, ML605 board) to implement Least mean square (LMS) algorithm, Feed-forward Filtered-X least mean square (FxLMS) algorithm, Feedback Filtered-X least mean square algorithms are also generated, hence design summary, device utility, RTL view and simulation results are also added here. Finally, the comparison between algorithms are done based on certain parameters like mean square error (MSE), time complexity, convergence rate, noise rejection ratio (NRR), hardware requirements etc.

*IndexTerms* - ANC, LMS, Feed-forward FxLMS, Feedback FxLMS, Vertex 6 FPGA Kit, ML605 Board, VHDL codes, MSE, NRR, Time, Convergence rate.

# I. INTRODUCTION

Previously, noise minimization or elimination was done using Passive noise control system but it was found that at low frequency it becomes bulky and expensive. Hence Active Noise Cancellation system (ANC), more recently used after 1970's, plays an important role in generating recovered signal from a noisy signal and is efficient at low frequency (it is small, compact and less expensive). Active Noise Cancellation system can be implemented in time domain, frequency domain, lattice predictor, sub band etc. Here ANC has been implemented in time domain using algorithms like LMS (least mean square), Feed-forward FxLMS (Filtered-X LMS) and Feedback FxLMS.

### LMS Algorithm

LMS algorithm (Refer Fig. 1a) [1]) is a FIR (Finite impulse response) filter whose weights are continuously updated using weight equation. As per Fig.1a),  $x_n$  is a noise source,  $d_n$  is a noisy signal after passing through an unknown plant P(z), W(z) is a FIR filter whose weights are updated using LMS algorithm and e(n) is a recovered signal [1] [2].

#### **FxLMS Algorithms**

It is a LMS algorithm including secondary path (S(z) and  $S^{\wedge}(z)$  is a replica of S(z)) effects. When ANC system is implemented practically then various electronic devices are used like microphone, speaker, digital filters, analog to digital (ADC), digital to analog (DAC) etc. Hence, effects of these devices cannot be ignored and sum of the effects of these devices is called as secondary path effects. Secondary path can be estimated offline (estimating secondary path before ANC operation) or online (secondary path is estimated simultaneously along with ANC operation). There are two basic architectures of FxLMS, these are: Feed-forward FxLMS (Refer Fig. 1b) [1]), such a structure needs noise source  $x_n(n)$  and noisy signal  $d_n(n)$  and Feedback FxLMS (Refer Fig. 1c) [1]), such a system needs only noisy signal  $d_n(n)$  as input.) [1]-[4].



Figure 1: ANC implementation using a) LMS algorithm b) Feed-forward FxLMS algorithm c) Feedback FxLMS algorithm.

1184

## II. EXPERIMENTAL SETUP AND SIMULATION RESULTS

This section is divided into three subparts. Experimental setup 1 includes implementing Simulink block diagram for implementing ANC system using LMS (Refer Fig. 2 to Fig. 5) [5] [6]. This Simulink models consists of subsystem, these are FIR filter, noisy signal and LMS adaptive algorithm. Secondary path has been estimated offline, by playing a white noise of length 44100 samples using laptop and recording it. Using these signals, S(z) filter is constructed with convergence rate 0.001 and then it is used in experiment 2 and 3. Therefore S(z) is a 6 order FIR filter with fixed coefficients: 1.2961, 0.9052, 0.3482, 0.1017, 1.8010 and 0.5469. Experimental setup 2 includes implementing Simulink block diagram for implementing ANC system using Feedforward FxLMS. Experimental setup 3 includes implementing Simulink block diagram for implementing ANC system using Feedback FxLMS. Results have been generated for corresponding experimental setup's, listed below [7]-[15].



Figure 2 Simulink model for implementing LMS algorithm [6].



Figure 3 Detailing of FIR filter subsystem [6].



Figure 4 Detailing of noisy signal subsystem.





## Simulation results 1

Processor Simulation, signals  $x_n$ ,  $d_s$ ,  $d_n$ , e ( $x_n$  is noise used in Simulink model,  $d_s$  is clean signal,  $d_n$  is a noisy signal, e is recovered signal) are generated (Refer Fig. 6). Once Processor Simulation is done, Co-hardware simulation module is generated (Refer Fig. 7) and then Co-hardware Simulation is done using FPGA kit (Vertex 6) (ML605 board) (Refer Fig. 8) and output waves ( $dn_hw$ ,  $err_hw$  and  $xn_hw$  which are noisy signal, recovered signal and noise signal respectively) are generated and stored in workspace (same as Fig. 6). During Co-hardware Simulation, VHDL code for this algorithm is also generated. Hence, design summary, device utility (Fig. 9), RTL view (Fig. 10 to Fig. 11), VHDL simulation waves (Fig. 12) are also added.





Figure 8 Setup for Co-hardware Simulation using ML605 Board.

Project File:	lms_final_cw.xise	Parser Errors:	No Errors
Module Name:	lms_final_cw	Implementation State:	Synthesized
Target Device:	xc6vlx240t-1ff1156	• Errors:	No Errors
Product Version:	ISE 14.1	• Warnings:	112 Warnings (112 new)
Design Goal:	Balanced	Routing Results:	
Design Strategy:	<u>Xilinx Default (unlocked)</u>	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice Registers	497	301440		0%	
Number of fully used LUT-FF pairs	0	497		0%	
Number of bonded IOBs	97	600		16%	
Number of BUFG/BUFGCTRLs	1	32		3%	

Figure 9 Design Summary and device utilization for LMS algorithm.







Figure 11 Detailing of LMS\_final block.



Figure 12 Simulation waves for LMS algorithm.

# Simulation results 2

Upon Processor Simulation, signals  $x_n$ ,  $d_s$ ,  $d_n$ , e ( $x_n$  is noise used in Simulink model,  $d_s$  is clean signal,  $d_n$  is a noisy signal, e is recovered signal) are generated (Refer Fig. 13 and Fig. 14). Once Processor Simulation is done, Co-hardware simulation module is generated and then Co-hardware Simulation is done using FPGA kit (Vertex 6) (ML605 board) (Refer Fig. 15) and output waves ( $dn_hw$ ,  $err_hw$  and  $xn_hw$  which are noisy signal, recovered signal and noise signal respectively) are generated and stored in workspace. During Co-hardware Simulation, VHDL code for this algorithm is also generated. Hence, design summary, device utility (Fig. 16), RTL view (Fig. 17), VHDL simulation waves (Fig. 18) are also added.



Figure 13 Simulink model for implementing Feed-forward FxLMS [6].



Figure 14 Processor Simulation output waves for Feed-forward FxLMS.



Figure 15 Co-hardware module for Feed-forward FxLMS

Project File:	frwd_fxlms_cw.xise	Parser Errors:	No Errors
Module Name:	frwd_fxlms_cw	Implementation State:	Synthesized
Target Device:	xc6vlx240t-1ff1156	• Errors:	No Errors
Product Version:	ISE 14.1	• Warnings:	<u>174 Warnings (174 new)</u>
Design Goal:	Balanced	Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice Registers	689	301440	0%		
Number of fully used LUT-FF pairs	0	689	0%		
Number of bonded IOBs	81	600	13%		
Number of BUFG/BUFGCTRLs	1	32	3%		

Figure 16 Design summary and device utility for Feed-forward FxLMS algorithm.



Figure 17 Detailing of RTL block of Feed-forward FxLMS (frwd\_fxlms).

				31.849 ns
Name Value	0 ns	10 ns	20 ns	30 ns
l <mark>e ce</mark> 1				
🔓 clk 🛛 1				
▶ 🃑 ds_in[15:0] 0000000111	0000000111 00000000111	0000000110 00000000111	0000000111 00000000111	0000000111
▶ 幡 x2_mu1[15:0] 0000000000		000000000000000000000000000000000000000	1	
▶ 📲 xn_in[15:0] 0000000111	0000000111	0000000110	0000000111	0000000111
▶ 幡 dn1[15:0] 0000001110	0000001110	00000001101 00000001110	00000001110	0000001110
e1[15:0] 0000001110	0000001110	00000001101 00000001110	00000001110	0000001110
ce_1_sg_x5 1				
ciknet 1				
▶ \overline dn1_net[15:0] 00000001110	(0000001110) 00000001110)	00000001101 00000001110	00000001110	0000001110
e1_net[15:0] 0000001110	0000001110	00000001101 00000001110	00000001110	0000001110
le persistentdff_ir 1				
▶ \overline ds_in_net[15:0] 0000000111	0000000111 00000000111	0000000110 00000000111	0000000111 00000000111	0000000111
▶ \overline x2_mu1_net[15: 0000000000		000000000000000000000000000000000000000	1	
▶ \overline xn_in_net[15:0] 0000000111	0000000111 00000000111	0000000110 00000000110	0000000111 00000000111	00000000111
I I				

Figure 18 HDL output waves for Feed-forward FxLMS algorithm.

## **Simulation results 3**

Upon Processor Simulation, signals  $x_n$ ,  $d_s$ ,  $d_n$ , e ( $x_n$  is noise used in Simulink model,  $d_s$  is clean signal,  $d_n$  is a noisy signal, e is recovered signal) are generated (Refer Fig. 19 and Fig. 20). Once Processor Simulation is done, Co-hardware simulation module is generated and then Co-hardware Simulation is done using FPGA kit (Vertex 6) (ML605 board) (Refer Fig. 21) and output waves ( $dn_hw$ ,  $err_hw$  and  $xn_hw$  which are noisy signal, recovered signal and noise signal respectively) are generated and stored in workspace. During Co-hardware Simulation, VHDL code for this algorithm is also generated. Hence, design summary, device utility (Fig. 22), RTL view (Fig. 23), VHDL simulation waves (Fig. 24) are also added.



Figure 19 Simulink model for Feedback FxLMS algorithm [6].



Figure 20 Processor Simulation output waves for Feedback FxLMS algorithm.



Figure 21 Co-hardware module for Feedback algorithm.

Project File:	feedback_fxlms_sim_cw.xise	Parser Errors:	No Errors
Module Name:	feedback_fxlms_sim_cw	Implementation State:	Synthesized
Target Device:	xc6vlx240t-1ff1156	• Errors:	No Errors
Product Version:	ISE 14.1	• Warnings:	163 Warnings (163 new)
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	<ul> <li>Final Timing Score:</li> </ul>	

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers	769	301440		0%
Number of fully used LUT-FF pairs	0	769		0%
Number of bonded IOBs	81	600		13%
Number of BUFG/BUFGCTRLs	1	32		3%

Figure 22 Device summary and device utility for Feedback FxLMS algorithm.





			38.894 ns
Name	Value	0 ns 10 ns 20 ns	30 ns  40 ns
l <mark>n</mark> ce	1		
🗋 cik	1		
🕨 🃑 ds[15:0]	00000000000	(0000000000) 00000000000) 00000000	00000000101 00000000000000
🕨 🎽 x2_mu1[15:0]	00000000000	0000000000)	
🕨 🃑 xn[15:0]	00000000101	00000000101)00000000101)00000000	00000000101 00000000101
🕨 幡 dn1[15:0]	00000000010	000000001000100 000000110	00000000111 000000000000000000000000
🕨 幡 e[15:0]	00000000010	000000001000100 000000110 00000000111 00000000	00000000111 000000000000000000000000
ce_1_sg_x6	1		
Ciknet	1		
🕨 🎆 dn1_net[15:0]	00000000010	000000001000100 000000110 00000000111 00000000	00000000111 000000000000000000000000
🕨 🎆 e_net[15:0]	00000000010	000000001000100 000000110	00000000111 000000000000000000000000
persistentdff_ir	1		
🕨 🎆 ds_net[15:0]	00000000000	00000000011010 0000000101	00000000101 0000000000000
▶ 饕 x2_mu1_net[15:	00000000000	000000000000000000000000000000000000000	
🕨 🎆 xn_net[15:0]	00000000101	00000000101	00000000101 00000000101

Figure 24 HDL output waves for Feedback FxLMS algorithm.

## **III. COMPARATIVE ANALYSIS**

The comparative analysis of LMS, Feed-forward FxLMS and Feedback FxLMS (Experimental set up 1, 2 and 3) is done based on certain parameters, listed in Table 1.

S.no	Parameters	LMS	Feed-forward	Feedback FxLMS
			FxLMS	
1	MSE	0.0291	0.0636	0.0971
2	CRmean(dB)	-22.0123	-17.4343	-15.6847
3	NRR(dB)	13.2513	9.8511	8.0181
4	Convergence Rate	0.11	0.02	0.0001
5	Hardware Requirements	High	higher	Highest
6	Time (Processor Simulation +	900 + 39.5	1080 + 40.09	1380+41.85
	Co-hardware Simulation) (sec)			

Table 1 Compa	ative Analysis o	f algorithms	based on r	performance	parameters.
ruore r compu	all to I mary bib o	i algorithinis	oused on p	, errormanee	parameters.

### **IV. CONCLUSION**

When ANC system is implemented using Xilinx System Generator, it is found (Processor Simulation and Co-hardware Simulation using FPGA kit, Vertex6, ML605 board) that recovered signal generated using Feed-forward FxLMS is better than recovered signal generated using Feedback FxLMS (based on parameters like mean square error, noise rejection ratio). Feed-forward FxLMS converges faster than Feedback FxLMS and also time taken to simulate Feed-forward FxLMS is less when compared with Feedback FxLMS.

## References

- [1] Sen M. Kuo, and Dennis R. Morgan, "Active Noise Control: A Tutorial Review," Proceeding of IEEE, vol. 87, no. 6, 1999, pp. 943-971.
- [2] Naitik Nakrani, and Niteen Patel, "Feed-forward and Feedback Active Noise Control System using FxLMS algorithm for Narrowband and Broadband Noise," Proc. Of International Conference on Communication Systems and Network Technologies, 2012, pp. 577-580.
- [3] Iman Ardekani and Waleed Abdulla, "Active Noise Control: Fundamentals and Recent Advances", Proc. Of Asia Pacific Signal and Information Processing Annual Summit and Conference, Tutorial Session, Taiwan, 2013.
- [4] Ali H. Sayed, Fundamentals of Adaptive filtering, Wiley NY, 2003.
- [5] Xilinx, ML605 Hardware User Guide, datasheet UG534 (v1.8), October 2012.
- [6] http://www.xilinx.com/univ/teaching\_materials/dsp\_primer/sample/workbook/Xilinx\_DSP\_workbook\_adaptive.pdf.
- [7] Dr. Wagdy H Mahmoud, and Dr. Nian Zhang, "Software/Hardware Active noise cancellation system," Proc. Of ASEE Annual Conference and Exposition, 2013, pp. 112-119.
- [8] Ahmed Elhossini, Shawki Areibi, and Robert Dony, "An FPGA Implementation of the LMS Adaptive Filter for Audio Processing," Proceedings of IEEE International Conference on reconfigurable Computing and FPGS's (ReConFig 2006), 2006, pp. 1-8.
- [9] M.Vella and C.J. Debono, "Implementation of a high speed adaptive FIR filter on a FPGA", Proceedings of IEEE International Conference, 2006, pp.113-116.
- [10] Feng Zhang, Yinong Li, and Lei Wang, "Implementation of FxLMS based on level-2S-function and behavior Analysis," *Advance Engineering Forum*, vols. 2-3, 2012, pp. 640-644.
- [11] S. Thilagam, "Efficient Implementation of Adaptive Noise Canceller Using FPGA for Automobile Applications," International journal of research in electrical, electronics and instrumentation engineering, vol. 2, issue 12, 2013, pp. 6218-6224.

- [12] Mohammed Bahoura, and Hassan Ezzaidi, "FPGA-Implementation of a Sequential Adaptive Noise Canceller using Xilinx System Generator," Proc. Of International conference on Microelectronics, Marrakech, 2009, pp. 213-216.
- [13] Jing Dai, and Yanmei Wang, "NLMS Adaptive Algorithm Implement Based on FPGA," Proceedings of the 3rd International Conference on Intelligent Networks and Intelligent Systems (ICINIS), 2010, pp. 422-425.
- [14] W.C. Chew and B.Farhang Boroujeny, "FPGA Implementation of Acoustic Echo Cancelling", Proceedings of IEEE region 10 Conference (TENCON'99), 2010, pp. 263-266.
- [15] Y. Yi, R. Woods, L. K. Ting, and C. F. N. Cowan, "High speed FPGA based implementations of delayed-lms filters," *Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology*, vol. 39, no. 1-2, 2005, pp. 113–131.

