

Design and Implementation of Algorithmic Based Fault Tolerant using Hamming Codes

¹G.Divya, ²P.Nagarajan and ³S.Manikandan

¹PG Student [VLSI], ²Assistant Processor and ³Assistant Processor

Department of ECE

Vivekanandha College of engineering for women, Namakkal, India.

ABSTRACT - In modern electronic circuits pose a reliability threat, a many applications are necessary to use protection against soft errors, there is no exceptions in the field of communications and signal processing systems. In new trend interesting option is to use Algorithmic Based Fault Tolerant techniques (ABFT) that try to develop the algorithmic properties to detect and correct the errors. The ABFT technique is well suited for communications and signal processing applications. One example is Fast Fourier Transforms that are a input building block in many systems. Several protection schemes are proposed. Among this, probably the use of the Parseval or sum of squares check is most broadly known. In modern communication systems are impressively use several blocks that blocks are operated in parallel. This type of techniques are first applied to protect the FFTs. Subsequently two enhanced protection schemes that merge the use of error correction codes and Parseval checks are proposed. The proposed technique to reduce the implementation cost of protection.

Keywords – Error correction codes (ECCs), fast Fourier transforms (FFT), soft errors.

1. INTRODUCTION

The difficulty of communications and signal processing circuits increases every year. This is made possible by the CMOS technology scaling that enables the addition of more and more transistors on a single device. This increased complexity makes the circuits more susceptible to errors. At the same time, the scaling means that transistors operate with lower voltages and are more vulnerable to errors caused by noise and manufacturing variations [1]. The meaning of radiation-induced soft errors also increases as technology scales [2]. Soft errors can change the logical value of a circuit node creating a short term error that can affect the system operation. To ensure that soft errors do not affect the operation of a given circuit, a wide variety of techniques can be used [3]. These contain the use of special manufacturing processes for the integrated circuits like, for example, the silicon on insulator. Another option is to design basic circuit blocks or complete design libraries to minimize the probability of soft errors. Finally, it is also probable to add redundancy at the system level to detect and correct errors.

One typical example is the use of Triple Modular Redundancy (TMR) that triples a block and votes between the three outputs to detect and correct errors. For example TMR, the overhead is >200%. This is because the insecure module is virtual three times (which requires a 200% overhead versus the unprotected module), and additionally, voters are required to correct the errors making the overhead >200%. Another approach is to try to utilize the algorithmic properties of the circuit to detect/correct errors. This is typically referred to as Algorithm-Based Fault Tolerance (ABFT), this policy can decrease the overhead necessary to protect a circuit. Signal processing and communications circuits are well suited for ABFT as they contain normal structures and many algorithmic properties. Over the years, many ABFT techniques have been planned to protect the basic blocks that are commonly used in those circuits. Some works have considered the protection of digital filters. For example, the use of duplication using intense precision copies of the filter has been proposed as an option to TMR but with a lesser rate. In this brief, the security of parallel FFTs is considered. In particular, it is assumed that there can only be

a single error on the method at any given point in time. This is a general statement while considering the protection against radiation-induced soft errors. There are three main contributions in this brief.

- 1) The estimation of the ECC method for the protection of equivalent FFTs showing its efficiency in terms of overhead and protection effectiveness.
- 2) The request of a new method based on the use of Parseval or sum of squares (SOSs) checks join with a parity FFT.
- 3) The proposal of a new method on which the ECC is used on the SOS checks as an alternative of on the FFTs.

2.EXISTING METHOD




Fig. 1. Parallel Filter Protection (Hamming Code).

The protection of filters has also been generally studied, occurrence of parallel filters to creates an opportunity to implement ABFT techniques for the whole collection of parallel modules as an alternative for each one independently. This has been studied for digital filters originally in where two filters were considered. In recent times, a broad scheme based on the use of error correction codes (ECCs) has been proposed. The design of filter implementation is complex.

The two proposed techniques offer new alternatives to protect parallel filters that can be more capable than caring each of the filters independently. The proposed schemes have been evaluated using FPGA implementations to evaluate the protection overhead. The results explain that by combining the use of ECCs and Parseval checks, the safety overhead can be reduced compared with the use of just ECCs as proposed.

3. PROPOSED PROTECTION SCHEMES

The initial point for our work is the protection scheme based on the use of ECCs that was presented in for digital filters. This scheme is shown in Fig. 2. In this example, a simple single error correction Hamming code is used. The new scheme consists of four FFT modules and three redundant modules is added to detect and correct errors. The inputs to the three redundant modules are linear combinations of the inputs and they are used to check linear combinations of the outputs. For example, the input to the first redundant module is

$$x_5 = x_1 + x_2 + x_3 \quad (1)$$

Given that the DFT is a linear operation; its output z_5 can be used to verify that

$$z_5 = z_1 + z_2 + z_3 \quad (2)$$

This shows how the overhead reduced with the number of FFTs. In this section, it has been mentioned that more than the years, a lot of techniques have been planned to protect the FFT. One of them is the Sum of Squares (SOSs) check that can be used to spot errors. The SOS check is based on the Parseval theorem that states that the SOSs of the inputs to the FFT are identical to the SOSs of the outputs of the FFT not including for a scaling aspect. This relationship can be used to detect errors through low overhead as one multiplication is needed for each input or output model (two multiplications and adders for SOS per sample).




Fig. 2. Parallel FFT protection using ECCs.

The overhead of this technique, as discussed in, is poorer than TMR as the number of redundant FFTs is linked to the algorithm of the number of original FFTs. For example, to keep four FFTs, three redundant FFTs are needed, but to protect eleven, the number of unneeded FFTs is only four.

Parallel FFTs, the SOS check can be combined with the ECC approach to decrease the protection overhead. Since the SOS check can just detect errors, the ECC part should be able to apply the correction. This can be completed using the equivalent of a simple parity bit for all the FFTs. In addition, the SOS check is used on every FFT to notice errors. When an error is detected, the output of the parity FFT can be used to exact the error. This is better explained with an example. In Fig. 2, the first proposed scheme is illustrated for the instance of four parallel FFTs.

This combination of a parity FFT and the SOS verify reduces the number of additional FFTs to just one and may, therefore, reduce the protection overhead. In the following, this scheme will be referred to as corresponding-SOS. Another possibility to combine the SOS check and the ECC approach is instead of using an SOS check per FFT, make use of an ECC for the SOS checks.




Fig. 3. Parity-SOS (first technique) fault-tolerant parallel FFTs.

A redundant FFT is added to facilitate has the sum of the inputs to the original FFTs as input. The SOS check is also added to each original FFT. In case an error is detected (using P_1, P_2, P_3, P_4), the correction can be completed by recomputing the FFT in error using the output of the parity FFT (X) and the rest of the FFT outputs. For example, if an error occurs in the first FFT, P_1 will be deposit and the error can be corrected by doing

$$X_{1c} = X - X_2 - X_3 - X_4 \quad (3)$$




Fig. 4. Implementation of the SOS check.

The parity-SOS scheme, an additional parity FFT is used to correct the errors. This second technique is shown in Fig. 3. The main benefit over the first parity- SOS scheme is to reduce the number of SOS checks needed.

The overheads of the two proposed schemes can be initially estimated using the number of additional FFTs and SOS check blocks needed. This information is summarized for a set of k original FFT modules assuming k is a power of two. It can be observed that the two proposed schemes reduce the number of additional FFTs to just one.




Fig. 5. Parity-SOS-ECC fault-tolerant parallel FFTs.

Table. 1. Resources Usage for a Single FFT and SOS Check

	FFT	SOS Check
Slices	1367	494
Flip-Flop	1037	141
LUT-4	2530	974

Tables I explain the results when different number of parallel FFTs are protected. The point is to illustrate how the relative overheads of the different techniques vary with the number of parallel FFTs. In parentheses, the cost virtual to an unprotected implementation is also provided. The results show that all techniques have a rate factor of <2. This demonstrates that the ECC-based technique is also competitive to keep FFTs and requires a much lower cost than TMR. The parity-SOS-ECC technique has the lowest resource use in all cases and, therefore, is the best option to minimize the implementation cost.

The FFT and the various protection techniques have been implemented using Verilog. The results obtained are first table provides the resources needed to implement a single FFT and an SOS check. The results show that the FFT is more complex than the SOS check as expected. The difference will be much larger when a totally parallel FFT implementation is used. The parity-SOS-ECC scheme, the number of SOS checks also grows logarithmically and they are simpler to implement than FFTs. Therefore, it remains more competitive than the ECC scheme regardless of the number of FFTs protected.

To better illustrate this phenomenon, the number of slices required for the different schemes and number of FFTs is plotted. It can be observed that eight is the value for which parity-SOS and ECC have almost the same cost. In each simulation run, one error is inserted to mimic the behavior of soft errors that occur in isolation. For ECC protected parallel FFTs, a tolerance level of 1 is used for the equation checks. For the parity-SOS and parity-SOS-ECC schemes, the fault coverage is determined by the tolerance level τ used in the Parseval check.

As a summary, the results show that the parity-SOS scheme outperforms only the ECC scheme for small number of parallel FFTs, and the parity-SOS-ECC scheme always provides the best results.




Fig. 6. Overhead Comparison for the Number of Slices.

SIMULATION RESULT FOR PARALLEL FFTS (INPUT)

Size	Time	FFT1	FFT2	FFT3	FFT4	FFT5	FFT6	FFT7	FFT8	FFT9	FFT10	FFT11	FFT12	FFT13	FFT14	FFT15	FFT16	FFT17	FFT18	FFT19	FFT20	
1	1																					
2	2																					
3	3																					
4	4																					
5	5																					
6	6																					
7	7																					
8	8																					
9	9																					
10	10																					
11	11																					
12	12																					
13	13																					
14	14																					
15	15																					
16	16																					
17	17																					
18	18																					
19	19																					
20	20																					
21	21																					
22	22																					
23	23																					
24	24																					
25	25																					
26	26																					
27	27																					
28	28																					
29	29																					
30	30																					
31	31																					
32	32																					
33	33																					
34	34																					
35	35																					
36	36																					
37	37																					
38	38																					
39	39																					
40	40																					
41	41																					
42	42																					
43	43																					
44	44																					
45	45																					
46	46																					
47	47																					
48	48																					
49	49																					
50	50																					

Fig. 7. Simulation Result for FFTS.

SIMULATION RESULT FOR PARALLEL FFTS (OUTPUT)

Size	Time	FFT1	FFT2	FFT3	FFT4	FFT5	FFT6	FFT7	FFT8	FFT9	FFT10	FFT11	FFT12	FFT13	FFT14	FFT15	FFT16	FFT17	FFT18	FFT19	FFT20	
1	1																					
2	2																					
3	3																					
4	4																					
5	5																					
6	6																					
7	7																					
8	8																					
9	9																					
10	10																					
11	11																					
12	12																					
13	13																					
14	14																					
15	15																					
16	16																					
17	17																					
18	18																					
19	19																					
20	20																					
21	21																					
22	22																					
23	23																					
24	24																					
25	25																					
26	26																					
27	27																					
28	28																					
29	29																					
30	30																					
31	31																					
32	32																					
33	33																					
34	34																					
35	35																					
36	36																					
37	37																					
38	38																					
39	39																					
40	40																					
41	41																					
42	42																					
43	43																					
44	44																					
45	45																					
46	46																					
47	47																					
48	48																					
49	49																					
50	50																					

Fig. 8. Simulation Result for FFTS.

SIMULATION RESULT FOR PARALLEL FFTS

1. Gao Z., et al., "Fault tolerant parallel filters based on error correction codes" (2015), IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 23, No. 2, pp. 384–387.
2. Baumann R., "Soft errors in advanced computer systems, (2005) "IEEE Des. Test Comput., Vol. 22, No. 3, pp. 258–266.
3. Gao Z., Yang W., Chen X., Zhao M., and Wang J., (2012) "Fault missing rate analysis of the arithmetic residue codes based fault tolerant FIR filter design," in Proc. IEEE IOLTS, pp. 130–133.
4. Hitana T., and Deb A. K., (2004) "Bridging concurrent and non-concurrent error detection in FIR filters," in Proc. Norchip Conf., pp. 75–78.
5. Jou J. Y., and Abraham J. A., (1988) "Fault-tolerant FFT networks,"IEEE Trans. Comput., Vol. 37, No. 5, pp. 548–561.
6. Kim E. P., and Shanbhag N. R., (2012) "Soft N-modular redundancy," IEEE Trans. Comput., Vol. 61, No. 3, pp. 323–336.
7. Nicolaidis M., (2005) "Design for soft error mitigation,"IEEE Trans. Device Mater. Rel., Vol. 5, No.3, pp. 405–418.
8. Pontarelli S., Cardarilli G. C., Re M., and Salsano A., (2008) "Totally fault tolerant RNS based FIR filters," in Proc. 14th IEEE Int. On-Line Test Symp. (IOLTS) , pp. 192–194.
9. Reddy A .L .N., and Banerjee P., (1990) "Algorithm-based fault detection for signal processing applications,"IEEE Trans. Comput., Vol. 39, No. 10, pp. 1304–1308.
10. Reviriego P., Bleakley C. J., and Maestro J. A., (2012) "A novel concurrent error detection technique for the fast Fourier transform," in Proc. ISSC , Maynooth, Ireland, pp. 1–5.

